A compact and versatile cryogenic probe station for quantum device testing

Mathieu de Kruijf, ^{1, a)} Simon Geyer, ¹ Toni Berger, ¹ Matthias Mergenthaler, ² Floris Braakman, ¹ Richard J. Warburton, ¹ and Andreas V. Kuhlmann, ^{1, b)}

(Dated: 3 May 2023)

Fast feedback from cryogenic electrical characterization measurements is key for the development of scalable quantum computing technology. At room temperature, high-throughput device testing is accomplished with a probe-based solution, where electrical probes are repeatedly positioned onto devices for acquiring statistical data. In this work we present a probe station that can be operated from room temperature down to below 2 K. Its small size makes it compatible with standard cryogenic measurement setups with a magnet. A large variety of electronic devices can be tested. Here, we demonstrate the performance of the prober by characterizing silicon fin field-effect transistors as a host for quantum dot spin qubits. Such a tool can massively accelerate the design-fabrication-measurement cycle and provide important feedback for process optimization towards building scalable quantum circuits.

I. INTRODUCTION

The successful development of solid-state quantum hardware, such as semiconductor- or superconductorbased qubits¹⁻¹⁰, requires a close interplay between device design, fabrication, and measurement. Since these structures must typically be operated in a cryogenic environment, high-throughput device testing at low temperature (LT) is essential to accelerate the design-fabricationmeasurement cycle. However, it often takes several days to obtain characterization data from cryogenic measurements when performed on just a few wire-bonded devices, and one cooldown does not provide a statistically meaningful sample size. Additionally, devices sensitive to electrostatic discharge can be damaged during wire bonding. A non-invasive solution for high-volume cryogenic testing is to adapt conventional room temperature (RT) waferscale probing to LTs. Indeed, the first cryogenic 300 mmwafer prober built to guide the industrial development of quantum devices has recently been released¹¹. While this probe system operates at measurement temperatures below 2 K, it may not be suitable for academic research and small-scale prototyping due to its high purchase and operational costs and limited degree of flexibility. For instance, the integration of a magnet is challenging for such large wafer sizes, but would significantly strengthen the characterization toolbox. Other smaller size, commercially available systems are often based on helium-flow cryostats and thus suffer from device temperatures well above 4K or a small number of probes.

We present here the setup and operation of a cryogenic

probe station allowing devices to be characterized at temperatures below $2\,\mathrm{K}$. It is designed for $2\times2\,\mathrm{cm}^2$ chips, or wafers with diameter $<30\,\mathrm{mm}$, that are moved with respect to a multi-contact probe card using closed-loop piezo-based positioners. This prober is compact enough to fit inside a standard cryogenic magnet system, and is compatible with both direct-current (dc) and radio-frequency (rf) signals, therefore making it a versatile tool perfectly suited for research and prototyping. To show-case the benefit of this probe station for accelerating the design-fabrication-measurement cycle of cryogenic electronic devices, we characterize almost 50 silicon (Si) fin field-effect transistors (FinFETs) within one cooldown.

At LTs, these FinFETs host quantum dots (QDs)^{12–14} such that we can obtain statistics on both transistor and QD properties. Spin qubits in Si-based QDs^{1,15–17} rank among the prime candidates for implementing large-scale quantum processors since single- and two-qubit gate fidelities exceed the fault-tolerance threshold^{3,4,6} and their similarities with respect to conventional transistors allow advanced industrial manufacturing processes to be exploited^{18–20}. To take full advantage of the industry expertise to drive spin qubit development, cryogenic device testing must keep pace.

II. DESCRIPTION OF THE PROBE STATION

The main idea of RT device probing on chip- or waferscale is to position probe needles in contact with the bond pads of a device, to run the measurements, and to repeat this procedure in an automated way for all devices to be tested. These needles can be assembled into an array on a probe card, which therefore serves as a tailored interface between the measurement hardware and the device. For aligning the probe needles, a camera is used for imaging. We adopt the same principle at LT but without imaging.

¹⁾Department of Physics, University of Basel, Klingelbergstrasse 82, CH-4056 Basel, Switzerland

²⁾ IBM Research Europe-Zürich, Säumerstrasse 4, CH-8803 Rüschlikon, Switzerland

a) Current address: London Centre for Nanotechnology, University College London, 17-19 Gordon Street, London WC1H 0AH, United Kingdom

b) Author to whom correspondence should be addressed: andreas.kuhlmann@unibas.ch




FIG. 1. Cryogenic prober setup and devices under test. Side-view (a),(c) and top-view (b) photographs of the prober that consists of an xyz piezo-based positioning unit, a holder for $2 \times 2 \,\mathrm{cm}^2$ chips, and a multi-contact wedge probe card. In (c) the housing was partially removed in order to show the z-piezo. (d) Microscope image of the probe tips with a radius of curvature of $\sim 25\,\mu\mathrm{m}$ contacting the $150 \times 150\,\mu\mathrm{m}^2$ bond pads of a test device structure. (e) False-color scanning electron microscope image of a FinFET QD device showing the two lead gates L1 and L2 (yellow), and the plunger gate P (blue) wrapped around the Si fin (red). The 5 terminals required to contact such a device are highlighted in (d) using the same color code. (f) xy-marker scan, where red and blue points indicate a current flow between two adjacent needles exceeding 0.1 nA. (g) Source-to-drain channel resistance as a function of the chip's z-position. Error bars correspond to 1σ .

A. Design of the cryo-prober

Photographs of our cryo-prober are presented in Figs. 1(a-c). The sample holder is mounted on top of an xyz piezo-based positioning unit, enabling a precise motion of the chip relative to the needles of a multi-contact wedge probe manufactured by GGB Industries. The housing of the prober is made of non-magnetic aluminum and can either be placed under a microscope at room temperature or attached via its top plate to the 1 K-pot sample mount of a variable temperature insert (VTI). A major advantage of the prober's compact design is that it can be used with cryostats readily available in academic research labs. Horizontal motion in x- and y-direction is achieved using two attocube ANPx341/RES/LT closedloop nanopositioners with 20 mm travel range, which defines an upper limit for the chip area that can be tested. In addition, an attocube ANPz102/RES/LT drive with $5 \,\mathrm{mm}$ travel range is used for movements in z-direction. The ANPz102 has a maximum load of 2 N, which is sufficient to push the chip into contact with the springloaded beryllium copper probe tips at cryogenic temperatures. This xyz-unit can be complemented by an attocube ANR101/RES/LT rotator. However, using sample holders with precisely machined cavities that host the chips, this degree of freedom was not required and thus replaced by a spacer [Fig. 1(c)]. All the positioners are compatible with both mK-temperatures and large magnetic fields. The chip's coordinates are monitored using

the integrated resistive encoder of the drives, which however is temperature-sensitive, such that readout changes during cooldown or due to local heating of the resistor during the slip-stick movement of the positioners.

We measure square-shaped chips with an edge length of $2\,\mathrm{cm}$ and an area of $1.5\times1.5\,\mathrm{cm}^2$ occupied by 192 devices. The sample holder is made of either electrically conductive copper or insulating ceramic. The latter is seen in Figs. 1(a-c) and allows us to insulate the devices from the piezo positioners at RT, where the intrinsic-Si substrate is still slightly conductive. At LT the substrate's residual conductivity freezes out and a copper sample holder is used, thermally anchored to the VTI's 1 K-pot, where the temperature T is measured.

The probe card used is a compact (max. length 44 mm, max. width 30 mm) multi-contact wedge with 10 dc needles that are arranged to match the devices' bond pad layout [Fig. 1(d)]. In addition to the dc probes, such a wedge can be equipped with probes specifically designed for rf-testing.

B. Operation of the cryo-prober

We run the cryo-prober with a VTI and without optical access to the cold sample. Since the piezo's position readout depends on temperature and since in addition the materials contract during cooldown, the following procedure is applied to locate devices at LT. First, we




FIG. 2. Transistor autoprobing at RT (red, 44 devices) and $T=4.2\,\mathrm{K}$ (blue, 48 devices). (a) Transistor turn-on curves in the high-bias regime. For the logarithmic current scale, zero-current flow from source to drain corresponds to 1 nA. (b-e) Plunger gate threshold voltage dependence on the device dimensions. (f) I_{SD} versus V_{SD} curves measured in the transistor on-state, i.e. $|V_{\mathrm{P}}| > |V_{\mathrm{th}}|$. (g) Effect of lead gate voltage on the channel resistance. Plotted are the mean values with 1σ error bars from all measured devices.

determine the z-contact height $z_{\rm contact}$ by cooling down a $2 \times 2 \,\mathrm{cm}^2$ Si chip with a metal (150 nm tungsten) surface coating. During cooldown the probe is centered in xand y-directions over the chip and parked at the largest possible z-distance of $\sim 1.5 \,\mathrm{mm}$. With a small voltage applied to one needle, the cold chip is moved up in zdirection until this voltage is measured also on the other needles, indicating that all needles are in contact with the metal layer. Knowing z_{contact} , the differences Δx , Δy between room and low temperature (x, y)-coordinates are characterized using a marker structure on the chips to be tested. This marker can for example be the bond pads of the devices with all pads shorted together [Fig. 1(d)] or a malfunctioning device with leakage between two terminals. The latter approach is applied in Fig. 1(f) where a spatial map of the current between two probe tips, which are at slightly different voltages, is presented at RT and at $T = 4.2 \,\mathrm{K}$. From these measurements we extract $\Delta x \simeq 140 \,\mu\text{m}$, $\Delta y \simeq 220 \,\mu\text{m}$ and hence have knowledge of the cold device coordinates as the warm ones are known. From cooldown to cooldown z_{contact} , Δx and Δy all vary by about $\pm 20 \,\mu\text{m}$. Fig. 1(g) shows the sourceto-drain resistance R_{SD} of a FinFET device (discussed later) at LT as a function of the chip's z-position: once $z_{\rm contact}$ is reached, $R_{\rm SD}$ is independent of z and we therefor typically work at $z = z_{\rm contact} + \delta z$ with $\delta z \simeq 30 \,\mu{\rm m}$. When the device approach is automated for chip-scale testing, one needs to consider that the heat dissipated during the piezo's slip-stick motion can alter the sensor resistance and hence the position readout. This issue can be counteracted by achieving a good thermal anchoring of the positioners, and by dividing the movement into a coarse and fine step interleaved by a delay for ther-

malization. Another issue can arise from the positioner axes not being perfectly orthogonal lines, meaning that for example a step in x also results in a small change in y. For $150 \times 150 \, \mu \mathrm{m}^2$ bond pads and well-thermalized positioners, automated device approach was achieved in this work. We note that optical access to the cold sample would make the above described techniques to characterize z_{contact} , Δx and Δy obsolete. Illuminating the chip with light, however, may alter the devices' charge noise environment 21,22 .

III. PROBING OF SI FINFET DEVICES

We use this probe station to characterize a large number of Si FinFETs at both RT and LT. As shown in the scanning electron microscope image of Fig. 1(e), the devices under test have one plunger (P) and two lead gates (L1, L2); the p-type source and drain regions are made of platinum silicide (PtSi). These devices are designed to create accumulation-mode hole QDs; further details are given elsewhere ^{13,14}. Recently, we used similar devices to demonstrate single-qubit gate operations above 4 K²³ and two-qubit logic with anisotropic exchange²⁴ for holes in FinFETs. The chip's 192 devices are arranged on a 12-by-16 grid, in which the fin width $w_{\rm fin}$, plunger gate length $l_{\rm P}$, and gate spacing dx [Fig. 1(e)] are varied (see supplementary material S1 for a map of the chip with the device dimensions). Unfortunately, the sample space diameter of the VTI available to us restricted the travel range of the x- and y-positioners such that only 60 devices could be approached. For testing of these fiveterminal devices, 5 out of 10 needles land on a bond pad

[Fig. 1(d)], the others on a $\sim 100\,\mathrm{nm}$ -thick silicon oxide layer. We test the devices by applying dc voltages and measuring the current response using a low-noise voltage source (BasPI SP927) complemented by a current monitoring box (BasPI SP1046). If more gain variability is required for current measurements, current-to-voltage amplifiers (BasPI SP983c) are utilized. All voltage signals are digitized with a National Instruments USB-6363 data acquisition card.

A. Comparison of room and low temperature measurements

First, we compare in Fig. 2 transistor characteristics at RT and $T = 4.2 \,\mathrm{K}$. Out of the 60 accessible devices, 48 (44) worked fine at LT (RT) (4 were damaged during cryogenic testing requiring larger applied voltages). We record the source-to-drain current I_{SD} while monitoring the gate leakage currents. If one of the latter exceeds a limit, the ongoing measurement is aborted and the tool automatically moves to the next device. In Fig. 2(a) the plunger gate voltage V_P is swept for a source-drain voltage $V_{\rm SD}$ of $100\,\mathrm{mV}$ and a lead gate voltage $V_{\rm L}$ that is sufficiently above threshold (see supplementary material S2 for lead gate sweeps). While at LT the channel can be switched off completely, at RT a finite current flows in the transistor off-state due to conduction via the Si substrate. Moreover, the switching to the on-state is much steeper at $4.2\,\mathrm{K}$ and occurs for a threshold voltage V_{th} of $-1.01 \pm 0.17 \,\mathrm{V}$ (averaged over all devices) in contrast to $+0.64\pm0.18\,\mathrm{V}$ at RT. The dependence of V_th on the device dimensions is presented in Figs. 2(b-e). These curves highlight how probing of a statistically meaningful sample size enables trends to be identified. For instance, the threshold voltage decreases (increases) when the transistor channel length (width) is increased. Even though the V_{th}-values are offset, the absolute change is almost the same at LT and RT. The plunger gate sweeps also reveal that the on-state current of the transistors is reduced at $4.2\,\mathrm{K}$, which is confirmed by the $I_\mathrm{SD}\text{-}V_\mathrm{SD}$ curves presented in Fig. 2(f). While they are linear at RT, they are non-linear at LT where the presence of the Schottky barrier at the PtSi-Si junction is noticed more¹³. As shown in Fig. 2(g), R_{SD} depends strongly on V_L. While the resistance saturates at $\sim\!100\,\mathrm{k}\Omega$ for RT, no saturation effect is observed even at $V_L = -3.5 \,\mathrm{V}$ for $T = 4.2 \,\mathrm{K}$. More negative lead gate voltages were not applied in order to avoid damaging the devices.

B. Quantum dot characterization

We next turn to the characterization of QDs, which requires cryogenic temperatures. An example for a plunger gate sweep recorded at $T=4.2\,\mathrm{K}$ with $\mathrm{V_{SD}}=1\,\mathrm{mV}$ and $\mathrm{V_L}=-3.5\,\mathrm{V}$ is given in Fig. 3(a) (see the supplementary material S3 for the same measurement repeated on all other devices). Here, a series of Coulomb resonances




FIG. 3. QD measurements at 4.2 K (blue) and at 1.8 K (orange). (a) Plunger gate sweep in the low bias regime with well-pronounced Coulomb blockade oscillations. (b) Extraction of the hole temperature by fitting the first observable Coulomb blockade peak. A hole temperature of 4.5 ± 0.3 K and 2.3 ± 0.4 K is found, respectively. (c) Charge stability diagram revealing the formation of a single QD. The data presented in this figure is measured on a device with $w_{\rm fin} \sim 15$ nm, $l_{\rm P} \sim 15$ nm, and $dx \sim 35$ nm.

demonstrates single-hole tunneling via a QD that has formed beneath the plunger gate. Between the peaks, the device is in Coulomb blockade, that is, the number of holes residing on the QD is fixed 12 . Eventually the plunger gate's fringe fields lower the tunnel barriers such that for $V_P \lesssim -1.3 \,\mathrm{V}$ a conducting channel opens¹³. The closing of the Coulomb diamonds in Fig. 3(c) indicates the formation of a single QD below the plunger gate with charging energies up to $\simeq 20 \,\mathrm{meV}$. We examine the actual device cooling by means of Coulomb blockade thermometry: in the weak-coupling limit $\hbar\Gamma \ll k_BT$ and for small source-drain voltages the current resonances are thermally broadened, thus allowing us to determine experimentally the hole temperature T_h . Here \hbar denotes the reduced Planck constant, k_B the Boltzmann constant and Γ the tunnel coupling between the QD and reservoir states. In Fig. 3(b), a high-resolution zoom-in on the first observable Coulomb peak recorded at $V_{SD} \simeq 0.1 \,\mathrm{mV}$ for $T=4.2\,\mathrm{K}$ and $T=1.8\,\mathrm{K}$ is shown. By fitting the function $^{25}~\mathrm{I_1}\,\mathrm{cosh}^{-2}[\alpha(\mathrm{V_{P,c}}-\mathrm{V_P})/(2k_BT_\mathrm{h})]+\mathrm{I_0}$ to the data a T_h of $4.5\pm0.3\,\mathrm{K}$ and $2.3\pm0.4\,\mathrm{K}$ is extracted. Here, $V_{P,c}$ denotes the peak center position, and $\alpha \simeq 0.32 \, eV/V$ the plunger gate lever arm that is obtained from the Coulomb diamond plotted in Fig. 3(c). The hole temperatures are slightly above the ones measured with the 1 K-pot thermometer, indicating an insufficient thermal anchoring of the chip or the VTI's dc lines. Both can be improved and device temperatures down to $\simeq 1.5 \,\mathrm{K}$ are within reach.

Finally, we remark that the cryo-prober allows currents

to be measured with the same low noise level as achieved when characterizing wire-bonded devices; Fig. 3 confirms that currents <100 fA are detectable.

IV. CONCLUSIONS

In conclusion, we designed, built and operated a cryogenic probe station enabling automated probing of electronic devices below 2 K, a device temperature not reached by any other compact size, commercially available probe system. The instrument's value for accelerating the design-fabrication-measurement cycle is demonstrated by testing almost 50 Si FinFET devices at both room and low temperature. Probing of a statistically significant number of devices allows us to extract reliably transistor and QD properties, and to identify trends and patterns in the data. Besides highthroughput device testing, the prober can be utilized to search for the highest quality devices for subsequent dilution refrigerator experiments. The prober's degree of automation can be enhanced further by (i) implementing optical access to the cold sample enabling device localization via image pattern recognition, and (ii) using machine learning for completely automatic tuning of quantum devices 26-28. Optical access also allows for the implementation of optical-based characterization techniques. Furthermore, the prober can be upgraded with a magnet and rf probes such that not only transistor and QD characteristics but also statistics on qubit parameters can be obtained. This functionality is especially useful for Si QD spin qubits since recent work has shown that these can be operated at temperatures of up to $5 \,\mathrm{K}^{23,29-31}$.

Supplementary material

See supplementary material for a map of the chip with device dimensions, lead gate sweeps at RT, and low-bias plunger gate sweeps at 4.2 K performed on all devices.

Acknowledgments

We thank M. Poggio and D. Zumbühl for fruitful discussions. We acknowledge technical support at the University of Basel by S. Martin, M. Steinacher and R. Maffiolini, as well as support by the cleanroom operation team, particularly U. Drechsler, A. Olziersky and D. D. Pineda, at the IBM Binnig and Rohrer Nanotechnology Center. This work was partially supported by the NCCR SPIN, the Swiss Nanoscience Institute (SNI), the Georg H. Endress Foundation, and the EU H2020 European Microkelvin Platform EMP (grant nr. 824109).

Data availability

The data that support the findings of this study are available from the corresponding author upon reasonable request.

¹D. Loss and D. P. DiVincenzo, "Quantum computation with quantum dots," Physical Review A **57**, 120–126 (1998).

- ²K. Takeda, A. Noiri, T. Nakajima, T. Kobayashi, and S. Tarucha, "Quantum error correction with silicon spin qubits," Nature 608, 682–686 (2022).
- ³ A. Noiri, K. Takeda, T. Nakajima, T. Kobayashi, A. Sammak, G. Scappucci, and S. Tarucha, "Fast universal quantum gate above the fault-tolerance threshold in silicon," Nature 601, 338–342 (2022).
- ⁴X. Xue, M. Russ, N. Samkharadze, B. Undseth, A. Sammak, G. Scappucci, and L. M. K. Vandersypen, "Quantum logic with spin qubits crossing the surface code threshold," Nature **601**, 343–347 (2022).
- ⁵S. G. J. Philips, M. T. Mądzik, S. V. Amitonov, S. L. de Snoo, M. Russ, N. Kalhor, C. Volk, W. I. L. Lawrie, D. Brousse, L. Tryputen, B. P. Wuetz, A. Sammak, M. Veldhorst, G. Scappucci, and L. M. K. Vandersypen, "Universal control of a six-qubit quantum processor in silicon," Nature 609, 919–924 (2022).
- ⁶A. R. Mills, C. R. Guinn, M. J. Gullans, A. J. Sigillito, M. M. Feldman, E. Nielsen, and J. R. Petta, "Two-qubit silicon quantum processor with operation fidelity exceeding 99%," Science Advances 8, eabn5130 (2022).
- ⁷A. Wallraff, D. I. Schuster, A. Blais, L. Frunzio, R.-S. Huang, J. Majer, S. Kumar, S. M. Girvin, and R. J. Schoelkopf, "Strong coupling of a single photon to a superconducting qubit using circuit quantum electrodynamics," Nature 431, 162–167 (2004).
- ⁸F. Arute, K. Arya, R. Babbush, D. Bacon, J. C. Bardin, R. Barends, R. Biswas, S. Boixo, F. G. S. L. Brandao, D. A. Buell, B. Burkett, Y. Chen, Z. Chen, B. Chiaro, R. Collins, W. Courtney, A. Dunsworth, E. Farhi, B. Foxen, A. Fowler, C. Gidney, M. Giustina, R. Graff, K. Guerin, S. Habegger, M. P. Harrigan, M. J. Hartmann, A. Ho, M. Hoffmann, T. Huang, T. S. Humble, S. V. Isakov, E. Jeffrey, Z. Jiang, D. Kafri, K. Kechedzhi, J. Kelly, P. V. Klimov, S. Knysh, A. Korotkov, F. Kostritsa, D. Landhuis, M. Lindmark, E. Lucero, D. Lyakh, S. Mandrà, J. R. McClean, M. McEwen, A. Megrant, X. Mi, K. Michielsen, M. Mohseni, J. Mutus, O. Naaman, M. Neeley, C. Neill, M. Y. Niu, E. Ostby, A. Petukhov, J. C. Platt, C. Quintana, E. G. Rieffel, P. Roushan, N. C. Rubin, D. Sank, K. J. Satzinger, V. Smelyanskiy, K. J. Sung, M. D. Trevithick, A. Vainsencher, B. Villalonga, T. White, Z. J. Yao, P. Yeh, A. Zalcman, H. Neven, and J. M. Martinis, "Quantum supremacy using a programmable superconducting processor," Nature 574, 505-510 (2019).
- ⁹S. Krinner, N. Lacroix, A. Remm, A. D. Paolo, E. Genois, C. Leroux, C. Hellings, S. Lazar, F. Swiadek, J. Herrmann, G. J. Norris, C. K. Andersen, M. Müller, A. Blais, C. Eichler, and A. Wallraff, "Realizing repeated quantum error correction in a distance-three surface code," Nature 605, 669–674 (2022).
- ¹⁰D. Jafferis, A. Zlokapa, J. D. Lykken, D. K. Kolchmeyer, S. I. Davis, N. Lauk, H. Neven, and M. Spiropulu, "Traversable wormhole dynamics on a quantum processor," Nature 612, 51–55 (2022).
- ¹¹R. Pillarisetty, N. Kashani, P. Keys, R. Kotlyar, F. Luthi, D. Michalak, K. Millard, J. Roberts, J. Torres, O. Zietz, T. Krahenmann, H. C. George, A. M. Zwerver, M. Veldhorst, G. Scappucci, L. M. K. Vandersypen, J. Clarke, T. F. Watson, L. Lampert, N. Thomas, S. Bojarski, P. Amin, R. Caudillo, and E. Henry, "High volume electrical characterization of semiconductor qubits," in 2019 IEEE International Electron Devices Meeting (IEDM) (IEEE, 2019).
- ¹²R. Hanson, L. P. Kouwenhoven, J. R. Petta, S. Tarucha, and L. M. K. Vandersypen, "Spins in few-electron quantum dots," Reviews of Modern Physics 79, 1217–1265 (2007).
- ¹³A. V. Kuhlmann, V. Deshpande, L. C. Camenzind, D. M. Zumbühl, and A. Fuhrer, "Ambipolar quantum dots in undoped silicon fin field-effect transistors," Applied Physics Letters 113, 122107 (2018).
- ¹⁴S. Geyer, L. C. Camenzind, L. Czornomaz, V. Deshpande, A. Fuhrer, R. J. Warburton, D. M. Zumbühl, and A. V. Kuhlmann, "Self-aligned gates for scalable silicon quantum computing," Applied Physics Letters 118, 104004 (2021).
- ¹⁵F. A. Zwanenburg, A. S. Dzurak, A. Morello, M. Y. Simmons,

- L. C. L. Hollenberg, G. Klimeck, S. Rogge, S. N. Coppersmith, and M. A. Eriksson, "Silicon quantum electronics," Reviews of Modern Physics 85, 961–1019 (2013).
- ¹⁶P. Stano and D. Loss, "Review of performance metrics of spin qubits in gated semiconducting nanostructures," Nature Reviews Physics 4, 672–688 (2022).
- ¹⁷G. Burkard, T. D. Ladd, J. M. Nichol, A. Pan, and J. R. Petta, "Semiconductor spin qubits," arXiv:2112.08863 (2021).
- ¹⁸A. M. J. Zwerver, T. Krähenmann, T. F. Watson, L. Lampert, H. C. George, R. Pillarisetty, S. A. Bojarski, P. Amin, S. V. Amitonov, J. M. Boter, R. Caudillo, D. Correas-Serrano, J. P. Dehollain, G. Droulers, E. M. Henry, R. Kotlyar, M. Lodari, F. Lüthi, D. J. Michalak, B. K. Mueller, S. Neyens, J. Roberts, N. Samkharadze, G. Zheng, O. K. Zietz, G. Scappucci, M. Veldhorst, L. M. K. Vandersypen, and J. S. Clarke, "Qubits made by advanced semiconductor manufacturing," Nature Electronics 5, 184–190 (2022).
- ¹⁹A. Elsayed, M. Shehata, C. Godfrin, S. Kubicek, S. Massar, Y. Canvel, J. Jussot, G. Simion, M. Mongillo, D. Wan, B. Govoreanu, I. P. Radu, R. Li, P. V. Dorpe, and K. D. Greve, "Low charge noise quantum dots with industrial CMOS manufacturing," arXiv:2212.06464 (2022).
- ²⁰M. F. Gonzalez-Zalba, S. de Franceschi, E. Charbon, T. Meunier, M. Vinet, and A. S. Dzurak, "Scaling silicon-based quantum computing using CMOS technology," Nature Electronics 4, 872–884 (2021).
- ²¹A. V. Kuhlmann, J. Houel, A. Ludwig, L. Greuter, D. Reuter, A. D. Wieck, M. Poggio, and R. J. Warburton, "Charge noise and spin noise in a semiconductor quantum device," Nature Physics 9, 570–575 (2013).
- ²² J. Houel, A. V. Kuhlmann, L. Greuter, F. Xue, M. Poggio, B. D. Gerardot, P. A. Dalgarno, A. Badolato, P. M. Petroff, A. Ludwig, D. Reuter, A. D. Wieck, and R. J. Warburton, "Probing Single-Charge Fluctuations at a GaAs/AlGaAs Interface Using Laser Spectroscopy on a Nearby InGaAs Quantum Dot," Physical Review Letters 108, 107401 (2012).
- ²³L. C. Camenzind, S. Geyer, A. Fuhrer, R. J. Warburton, D. M. Zumbühl, and A. V. Kuhlmann, "A hole spin qubit in a fin field-effect transistor above 4 kelvin," Nature Electronics 5, 178–183 (2022).

- ²⁴S. Geyer, B. Hetényi, S. Bosco, L. C. Camenzind, R. S. Eggli, A. Fuhrer, D. Loss, R. J. Warburton, D. M. Zumbühl, and A. V. Kuhlmann, "Two-qubit logic with anisotropic exchange in a fin field-effect transistor," arXiv:2212.02308 (2022).
- ²⁵C. W. J. Beenakker, "Theory of Coulomb-blockade oscillations in the conductance of a quantum dot," Physical Review B 44, 1646–1656 (1991).
- ²⁶D. T. Lennon, H. Moon, L. C. Camenzind, L. Yu, D. M. Zumbühl, G. A. D. Briggs, M. A. Osborne, E. A. Laird, and N. Ares, "Efficiently measuring a quantum device using machine learning," npj Quantum Information 5, 79 (2019).
- ²⁷H. Moon, D. T. Lennon, J. Kirkpatrick, N. M. van Esbroeck, L. C. Camenzind, L. Yu, F. Vigneau, D. M. Zumbühl, G. A. D. Briggs, M. A. Osborne, D. Sejdinovic, E. A. Laird, and N. Ares, "Machine learning enables completely automatic tuning of a quantum device faster than human experts," Nature Communications 11, 4161 (2020).
- ²⁸B. Severin, D. T. Lennon, L. C. Camenzind, F. Vigneau, F. Fedele, D. Jirovec, A. Ballabio, D. Chrastina, G. Isella, M. de Kruijf, M. J. Carballido, S. Svab, A. V. Kuhlmann, F. R. Braakman, S. Geyer, F. N. M. Froning, H. Moon, M. A. Osborne, D. Sejdinovic, G. Katsaros, D. M. Zumbühl, G. A. D. Briggs, and N. Ares, "Cross-architecture tuning of silicon and sige-based quantum devices using machine learning," arXiv:2107.12975 (2021).
- ²⁹C. H. Yang, R. C. C. Leon, J. C. C. Hwang, A. Saraiva, T. Tanttu, W. Huang, J. C. Lemyre, K. W. Chan, K. Y. Tan, F. E. Hudson, K. M. Itoh, A. Morello, M. Pioro-Ladrière, A. Laucht, and A. S. Dzurak, "Operation of a silicon quantum processor unit cell above one kelvin," Nature 580, 350–354 (2020).
- ³⁰L. Petit, H. G. J. Eenink, M. Russ, W. I. L. Lawrie, N. W. Hendrickx, S. G. J. Philips, J. S. Clarke, L. M. K. Vandersypen, and M. Veldhorst, "Universal quantum logic in hot silicon qubits," Nature 580, 355–359 (2020).
- ³¹L. Petit, M. Russ, G. H. G. J. Eenink, W. I. L. Lawrie, J. S. Clarke, L. M. K. Vandersypen, and M. Veldhorst, "Design and integration of single-qubit rotations and two-qubit gates in silicon above one kelvin," Communications Materials 3, 82 (2022).